Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Dedicated Logic Register problem

Hi,

I'm working with Cyclone 3, EP3C10F256I7.

When I'm doing full compilation the flow summery let me know that the "Total Combination Function" is 1% and the "Dedicated Logic Register" is 1% also.

When I'm trying to do full compilation with Serial Flash Loader (from Mega wizard), the "Dedicated Logic Register" increase to ~125% and the compilation is unsuccessful ("Can't fit design in device").

I 99% sure that the problem is not my code or hardware problem.

I do think it connected to the process I'm loading the IP (in the "files" I'll see the name. VHD and .CMP) or some other setting (maybe Pin Assignment (witch I didn't do)...).

If you'll need more information about the problem I would love to give you a call if you'll send me your full phone number and the time that would be best for you.

Thanks...

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Adding or removing an entity from a design doesn't affect only the logic resources consumed by the entity, but also other design parts that are either driving or being driven from it. As a first step, you should find out from the reported resource usage per entity, where the large amount of registers is consumed.

    If the registers are actually consumed in the SFL IP, it may be a case of unsuitable global synthesis settings different from default.