Altera_ForumHonored Contributor15 years agodeclaring global objects is a SystemVerilog feature? Hello, I'm quite new to FPGA design, and the Altera tools. I'm trying to work with a dev kit called the MotionFire, which contains a Cyclone III. When working with kits, the first step for ...Show More
Altera_ForumHonored Contributor15 years agoi don't think System Verilog is default yet, so try changing your QII project settings
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew