Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

DE2 board USB communication

Hello people,

I'm curious to know is there anyone who have experience with DE2 board USB communication ?

There is some ISP1362 USB-OTG controller which must be appropriate configured in order to communicate with USB device plugged into DE2 USB connector.

Does anybody worked with this controller using VHDL programming language ?

Is there a lot of problem to configure ISP1362 USB-OTG controller ?

Thank you very much,

Bojan

34 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    hi

    i'm also communicating with PC-Altera DE2 by usb port...

    and i also don't want to use the Nios II.

    It's possibile to see the vhdl code??
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hello Arun, The file DE2_NIOS_DEVICE_LED.sof is a programming file. Its a compiled version of the file which you have to program in your kid. Just connect your USB cable and select file in your programmer and program the device. After the programming the kit should start working until you reboot or reset.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Hi Koce,

    to build up your USB communication you will have to configure your Philips ISP1362 USB-OTG controller from your VHDL code. Given that a simple Nios-II only takes a few procent of the Logic Elements on your DE2, it is probably the easiest to realize your USB communication via a Nios processor and using a JTAGUART.

    --- Quote End ---

    Hello,

    I have developed the code that configures ISP1362 in pure VHDL. Please find the code here:

    http://mzakharo.github.com/usb-de2-fpga/
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Hello,

    I have developed the code that configures ISP1362 in pure VHDL. Please find the code here:

    --- Quote End ---

    Salute to Mzakharo, I'm trying to migrate your code in my own design.