Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

DShat4's avatar
DShat4
Icon for New Contributor rankNew Contributor
7 years ago

DE0-Nano-SoC LVDS

Hi,

I want to know how to configure the GPIO pins in the DE0-Nano-SoC so I can have LVDS inputs.

1 Reply

  • Ahmed_H_Intel1's avatar
    Ahmed_H_Intel1
    Icon for Frequent Contributor rankFrequent Contributor
    7 years ago
    Hi, Can you please check the following forum thread: https://forums.intel.com/s/question/0D50P00003yyNgXSAU/lvds-and-de0nano Regards.

Recent Discussions

  • plancheres's avatar
    RSU: Corrupted decision firmware after loading initial RSU image jic (Stratix 10)
    Solved
    10 hours ago
    plancheres
  • Sajeev_antony's avatar
    8 port 10/25G ethernet interface in Stratix 10
    14 hours ago
    Sajeev_antony
  • Vraj-Talati's avatar
    COD (Country of Diffusion ) for part# '5M40ZE64I5N'
    16 hours ago
    Vraj-Talati
  • Santoshmbca's avatar
    Part query<45714>
    1 day ago
    Santoshmbca
  • matsu's avatar
    ModelSim-Intel FPGA Starter Edition 18.1 exits with code 211 when pressing Restart button
    1 day ago
    matsu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo