DShat4New Contributor7 years agoDE0-Nano-SoC LVDS Hi, I want to know how to configure the GPIO pins in the DE0-Nano-SoC so I can have LVDS inputs.
Ahmed_H_Intel1Frequent Contributor7 years agoHi, Can you please check the following forum thread: https://forums.intel.com/s/question/0D50P00003yyNgXSAU/lvds-and-de0nano Regards.
Recent Discussionswriting a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devicesabout cyclone 10gx transceiver