Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DE0-Nano-SoC: How HPS(ARM) recognizes f2h_irq0 or f2h_irq1 interrupts from FPGA

I designed a block in Verilog. When data processing is finished, this FPGA block sends an interrupt signal to HPS using one of dedicated interrupt line: f2h_irq0 or f2h_irq1. The question is how HP...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

-Hei sebar, download your ds5 example from here, and follow the instructions,

place the folder into your DS5 workspace, open ds5 and import the project.

- Watch the project configurations, makefile etc ...

- Make some stupid change into the main.c such as adding a comment and then build all, you must not see any error, warning or file missing.

- If any error occurs you can ask to me for see what it happens.

https://www.sendspace.com/file/okshc0