Forum Discussion

Occasional Contributor

1 year ago

DDR3 Write Leveling and Read Calibration

Hello, I was told to repost my enquiry, so I am doing that. I am creating my own DDR3 controller. It is coming along well, but I have hit a few snags. My initialization up to and includin...

ddr3.vhd14 KB

Board Debug

Configuration

Programmable Logic Device

MATRIX7878

Occasional Contributor

1 year ago

Hello,

That is what I am trying to figure out. If I can get an example code, or something similar to how to do it without an IP, that would be great. I can figure out the delays then when the actual logic is written.

Thank you

Forum Discussion

DDR3 Write Leveling and Read Calibration

Recent Discussions

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Obsolescence issues

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

JTAG Chain Broken on Agilex 7-I Dev Kit