Altera_ForumHonored Contributor16 years agoDDR Output Constraining - "too positive" slack Hi, I hope someone knows the solution to the problem that kept me really busy lately :( I have to connect to an RGMII PHY that has the following parameters: tCLK = 8 (ns) TskewR (Da...Show Moretoopositiveslack.JPG75 KB
Recent DiscussionsArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams AuthenticationCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model