DDR II SDRAM Data Mask Pins assignments

I have designed custom PCB in which i have interfaced Cycone III FPGA with DDR II SDRAM. In the designing phase, i assigned the pins with FPGA and synthesize the project. The fitting report was succe...