Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

DDR-II and Arria II Gx

Hi everyone, I'm trying to implement a DDR-II in an Arria II Gx FPGA along with a standard PCI interface, LVDS connections, etc. I get the following error message with pin planner : "Err...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

You should souble check that the RUP and RDN pins do not have any assignments made to them. Since DDR2 uses calibrated termination, those pins are needed to connect the calibration resistors.