Cyclone V PLL Clock Switching

Dear Phil,

When googling for this issue I found your quite old post. I assume that you found a solution for your design. Here is mine – in case someone else is looking to get a hint.

I implemented a separate clock detection VHDL module which outputs a clock fault signal in case the to be checked clocked does not clock correctly. This module is complete independent and works with a separate clock (in my case the one which comes directly from the external oscillator). By doing so is possible to check also clocks which do not clock anymore.

The clock fault from the module above feeds another logic which triggers extswitch in case clock fault is negative and the activclk is the other one.

Good luck,
Andy