Forum Discussion

codecurious's avatar
codecurious
Icon for New Contributor rankNew Contributor
11 months ago

Cyclone V issue with Fractional PLL and Reconfig IP Modules

We are using a Cyclone V FPGA with an Altera PLL Reconfig and Fractional PLL IP modules via Quartus 22.1. Appnote AN-661 defines the connection and setup for the two IP blocks, along with the registe...
Configuration
EliasBarbudo's avatar
EliasBarbudo
Icon for New Contributor rankNew Contributor
11 months ago

from the first signal tap, it seems like reconfig ip is not sending any data to the PLL, could you double check if the reset of the reconfig ip is not active? the reconfig_to_pll bus should change each time you perform a write operation