Forum Discussion

New Contributor

2 years ago

CYCLONE V HPS JTAG Boundary Scan - DDR RAM

Hello, I want to perform JTAG boundary scan on CYCLONE V (5CSEBA2U23I7SN). There is DDR3 RAM (MT41K64M16TW-107) on the board, connected to the HPS (Hard Processor System) side. How can I perform D...

Regular Contributor

2 years ago

Hi ieeeHuseyin

I believe the tool you are looking for is the System Console.

You could read or write the memory address using the tool.

Please refer to the links below:

https://www.intel.com/content/www/us/en/docs/programmable/683819/21-3/introduction-to-system-console.html

https://www.intel.com/content/www/us/en/programmable/customertraining/webex/Adv_Qsys_SysCon_p2/System_Console.pdf

Regards

Jingyang, Teh

hsyn

New Contributor

2 years ago

Thanks for your help. I will examine the documentation for the system console.

Well, it is mentioned in the link I provided below that DDR RAM can be controlled via JTAG boundary scan. Do I need to use an IP core to do this, or can it be done with bit-banging?

https://www.asset-intertech.com/wp-content/uploads/2020/09/testing-ddr3-memory-boundary-scan-jtag.pdf

Forum Discussion

CYCLONE V HPS JTAG Boundary Scan - DDR RAM

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts