Alberto_FNew Contributor3 years agoCyclone V HPS - I2C1 through FPGA routing Hello all, I'm trying to get the I2C1 module on a Cyclone V HPS routed through the FPGA pins on a DE0 Nano board, and I'm confused about the signal naming and purpose. The device is only to be use...Show More
aikeuRegular Contributor3 years agoHi Alberto_F,Ya is the main system clock. The GHRD is using 50Mhz.Thanks.Regards,Aik Eu
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved