Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCyclone V and Gate Level Simulation
Quartus won't run a gate level simulation when using the Cyclone V family. Is it possible to run gate level simulation with the Cyclone V devices? For other devices, Quartus generates simu...
Altera_ForumHonored Contributor
Honored ContributorStatic timing analysis alone does not allow for comprehensive verification. Among the issues
- STA cannot identify asynchronous interfaces - The error prone selection of false paths - Constraint requirements for multi-cycle paths - Common concurrence point along implementation flow to a known good test bench is lost.
