Altera_Forum
Honored Contributor
10 years agoCyclone IV Transceivers
Hi all. I would like to ask for help, because I`m not really versed in this issue.
The essence of the problem in incorrect actuation at block synchronization word search, and as result, thetransmission output wrong data. The error occurs infrequently, aboutonce every 4-5 launches, the laws in these appearances is not defined. Board EP4CGX30BF14C8, Functional mode - Basic. language - Verilog HDL, input clock frequency - 120MHz, channel - fiber. Script and timing diagrams with examples of correct operations and error in attachments.