Forum Discussion
Altera_Forum
Honored Contributor
14 years ago --- Quote Start --- Everything is OK with differential clock. Declare Your clock input as LVDS signal and assign both signals to corresponding FPGA pins. --- Quote End --- Thank you for you help. My problem has been solved.:)