Forum Discussion
Altera_Forum
Honored Contributor
14 years agoEverything is OK with differential clock. Declare Your clock input as LVDS signal and assign both signals to corresponding FPGA pins.
Everything is OK with differential clock. Declare Your clock input as LVDS signal and assign both signals to corresponding FPGA pins.