Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Cyclone 3 internal oscillator documentation

I used MegaWizard to instantiate the ALTINT_OSC internal oscillator of the Cyclone 3 FPGA. To learn about it I went to the Documentation button and downloaded what it brought up. But its a document c...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I tried connecting the output of the ALTINT_OSC to ALTPLL's clock input but I'm getting the error below:

inclk[0] of pll must be driven by a noninverted input ....

It appears to be not possible to use a PLL to generate another clock. Or am i doing something wrong?

Is there a way to check if the ALTINT_OSC clock output is routed to the FPGAs clock network?