CYCLONE 10LP Decouple capacitors

Question

Hi,Im designing board with 10CL120YF780 and try to understand which decoupling capacitors i should use.All the banks works on 3.3V (about that, also the configure bank can use this voltage, JTAG&amp;FLASH, right?)F = 200MHzVCCIO (1-8): 3.3V, 0.1A max, 3.75V max OVVCCINT: 1.2V, 2A max, 1.8V max OVVCCD_PLL: 1.2V, 0.2A max, 1.8V max OVVCCA: 2.5V, 0.1A max, 3.75V max OVPlease your help with that (the PDN xls doesn't work for some reason on my computer)Thanks

aqidayman_altera · Answer

Hello,
&nbsp;
In the Cyclone 10 LP Pin Connection Guideline, there is mentioned below:
"To assist in decoupling analysis, Power Distribution Network (PDN) Design Tool serves as an excellent decoupling analysis tool"
&nbsp;
For Cyclone 10 LP, there is no PDN specifically for this device. You need to use device-agnostic version of the PDN design tool obtain a similar result. Can you try to download it from below link?
https://www.intel.com/content/www/us/en/content-details/652637/power-delivery-network-pdn-tool-device-agnostic.html
&nbsp;
The User Guide for this PDN can find from below link:
https://www.intel.com/content/www/us/en/content-details/655157/power-delivery-network-pdn-tool-user-guide.html?DocID=655157&nbsp;

yoav_insightec · Answer

HiUnfortunately, my IT blocks every file with macro, so I can't use the PDN tool and also the EPE.If you have another way to help it will be great.

aqidayman_altera · Answer

Hi,
&nbsp;
To my knowledge, we only provide the PDN tool to estimate the right decoupling capacitor as part of the device guidelines.
https://www.intel.com/content/www/us/en/docs/programmable/683861/current/decoupling-capacitors.html
&nbsp;
Regards,
Aqid

aqidayman_altera · Answer

Dear Customer,I will continue to monitor this post for the next 5 days. If there are no further inquiries during this period, I will step back and allow the community to assist with any future follow-up questions.Thank you for engaging with us!Best regards,Altera Technical Support

Forum Discussion

CYCLONE 10LP Decouple capacitors

4 Replies

Recent Discussions

MAX10 nCONFIG pin slew rate requirement

Agilex 7 R-Tile RBES FPGA – CXL Device Enumeration Failure with CXL IP Design Example

ALTPLL Megawizard keeps crashes

NOR Flash IC programming using 3rd party Programmer

Agilex 9 Port Synchonization within A Tile