Correct use of reset input of a FF. VHDL

Question

Hello,

In my design I will process an image.

In part of my hardware I need to RESET some FLIP FLOPS when FVAL(frame valid) arrives.

Is bad if I use the signal FVAL directly connected to the reset input of the Flip FLop?

Please look the attached file.

If I give reset directly with the FVAL, it will use less resources, but I do not know if it is bad.

Or the reset must be always connected to the global reset.

Sorry for the dummy question.

Thanks.

altera_forum · Answer

It's safer to use a synchronous reset instead of an asynchronous one like you are proposing. if FVAL signal is glitch free, it could work, however, i guess FVAL is synchronous to master clock and is preferable adding a synchronous reset signal to your hardware.

altera_forum · Answer

Selecting between async or sync reset is not a trivial issue.

You need async reset at power-up, or when you have no clock yet, or when you can't afford the pipeline cycle (sync reset would reset the flip-flop in the next cycle, async would reset on "this" one).

In either case you should synchronize the reset signal to the flip-flop clock.

Forum Discussion

Correct use of reset input of a FF. VHDL

2 Replies

Recent Discussions

ALTPLL Megawizard keeps crashes

Agilex 9 Port Synchonization within A Tile

LTC Connector DE10-Standard FPGA

Agilex 5 BSDL Files

Agilex 3 ESD Protection