constraining a data bus with two fpga's

Hi all,

I have currently a data bus which connects two FPGA's. Therefore, input and output delays are dependent on each other. Could someone explain me this dependency or give me an example in TimeQuest ?

Best Regards,

Joel