Forum Discussion
Altera_Forum
Honored Contributor
11 years agoConstrain combinational delay in Timequest
Hi, I am trying to design an asynchronous system using FPGAs (I know it is not advisable). I need to be able to constrain the combinational delay between a pair of nodes/keepers. Does Quartus p...
Altera_Forum
Honored Contributor
11 years agoThe command you want would be
set_max_delay [node1] [ node2] [delay]