Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Configuring clock domains with sdc files

Hello, For the past few days I have been trying to configure two different clock domains within my top level VHDL entity with no success. I have one base clock that I'm using to generate a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Ahhh, it's a combinatorial node, which is why get_keeper wouldn't work. Good job.