Configuring clock domains with sdc files

Hello, For the past few days I have been trying to configure two different clock domains within my top level VHDL entity with no success. I have one base clock that I'm using to generate a...