Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Coding style to minimize combinational path delay?

I'm tuning my logic to meet timing. I have a long continuous assignment statement that outputs a signal based on the current state in my FSM. The below implementation results in a long mux chain. Is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Thanks all for your suggestions. I ended up cutting my clock frequency in half, giving me much more head room. The Cyclone IV is simply too slow (i.e. too much combinational path delays). In case I can't meet my data throughput target (border-line now) then I will have to double the width of the critical data path in my design.