Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Checking configuration bitstream integrity (Cyclone IV)

I believe the configuration bitstream contains checksums or similar which the target FPGA checks for errors or corruption. Are the details of this integrity checking published? I'd like to have a host processor test the bitstream image before trying to use it to configure my FPGA. I could wrap my own CRC around the image, but I'd rather not if I don't have to.

12 Replies

Show More
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    So the only suggestion I have so far is to get the FPGA to check the configuration image.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    --- Quote Start ---

    So the only suggestion I have so far is to get the FPGA to check the configuration image.

    --- Quote End ---

    No, I gave you another suggestion at the beginning. You said "I'd like to have a host processor test the bitstream image", and I suggested wrapping the .sof file using a tool that your host processor can use to check the file integrity, eg., mkimage or you could use an md5 sum, etc. There's lots of cases where you want to see if your binary blob arrived safely at its destination, look at what you have available at your host processor, eg., if its only U-Boot, then mkimage is a good solution, if its Linux, then use an md5 sum or similar.

    The fact that the FPGA also checks the integrity of the image is just a "bonus" :)

    Cheers,

    Dave