Altera_ForumHonored Contributor12 years agoChecking configuration bitstream integrity (Cyclone IV) I believe the configuration bitstream contains checksums or similar which the target FPGA checks for errors or corruption. Are the details of this integrity checking published? I'd like to have a hos...Show More
Altera_ForumHonored Contributor12 years agoSo the only suggestion I have so far is to get the FPGA to check the configuration image.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Cyclone 10 LP's Extended Industrial partsAvalon-ST configuration with Agilex 3 failsAgilex5 A5EB013BB23BE4S BSDLCyclone IV E – PLL Power Track Width Recommendation Clarification