Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

can not verify DDR SDRAM write activity using SignalTap

Dear all, My test SDRAM program works good in Nios II, but I can not verify write activity using SignalTap, anyone can help? I am using Cyclone III starter kit, the given example "Hello ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

found some problems.

Even before I input write address in Nios, haven't run the IORW function yet, there are already a lot of local_write_req pulses available and captured by SignalTap. I don't understand, where are these write/read request from? my Nios II program is still waiting for address to do IORW. Why there are already read request and write request?

Any one has similar problems?

Thank you very much!