Forum Discussion
Altera_Forum
Honored Contributor
14 years agoCan I make stand-alone NiosII system?
Hi,all.
I am going to build the stand-alone NiosII system. Already, I could build PC-connecting NiosII system but I don't know how to build the stand-alone (so PC-NOT-connecting) NiosII system. What I programmed system is volatile. So I think that it is a correct answer to program the system data into a flashmemorydevice. But the system has NO flashmemorydevice.(in Qsys system,Flash Memory Interface) Can I make stand-alone NiosII system? Though I think I only add Flash Memory Interface, I don't know how to connect it to the other component. Please tell me. Thanks all.15 Replies
- Altera_Forum
Honored Contributor
Hi,thanks your res.
Hm... When performing NiosII, must a USB cable always be connected? And, every time I put the power supply into the board, do I have to let QuartusII-Programmer to program the board? - Altera_Forum
Honored Contributor
Configuration is volatile and FPGAs lose it whenever you turn power off.
If you don't want to load configuration every time with USB programmer (and usually you can't do it when the system has been deployed on the field) you need a non-volatile memory connected to fpga. This can be a serial or parallel flash memory. The common solution is using epcs serial flash devices supplied by Altera itself. - Altera_Forum
Honored Contributor
Look the "Configuration and Remote System Upgrades" chapter in the FPGA handbook.
- Altera_Forum
Honored Contributor
hi
yes you can make stand alone nios2 system........but you need do add a flash memory or a epcs in your system. you need set the reset vector and exception vector at sopc to cpu starts in your flash memmory.. good luck Franz Wagner - Altera_Forum
Honored Contributor
Hi, thanks all.
I'll try to read "Configuration and Remote System Upgrades" chapter in the FPGA handbook. I try to program with DE2-115 board. flash memory are on the board, so I'll try it. - Altera_Forum
Honored Contributor
If your software is small enough you can also pre-initialize on-chip memory to hold the software contents so that you don't need to copy it out of flash. You would still need to program the FPGA but the Nios II software contents would be part of it so that Nios II starts running as soon as the FPGA is configured.
- Altera_Forum
Honored Contributor
I am sorry that I did not reply to you sooner.
--- Quote Start --- If your software is small enough you can also pre-initialize on-chip memory to hold the software contents so that you don't need to copy it out of flash. You would still need to program the FPGA but the Nios II software contents would be part of it so that Nios II starts running as soon as the FPGA is configured. --- Quote End --- Well, I can't image that "Nios II software contents would be part of it". Hmmm.. I don't know how to do it. Although I am reading Nios II Flash Programmer User Guide now, do you know the document which is consulted more? - Altera_Forum
Honored Contributor
For flash programming that would be the best document to read. It might point you at other documents as well.
This is what I mean about baking the software right into the .sof file: 1) Generate your system in SOPC Builder/Qsys, make sure a large on-chip memory is present and it is configured to be pre-initialized. 2) Create and compile your software, ensure that a .hex file is created for the on-chip memory 3) Compile your hardware design in Quartus The hex file created in# 2 becomes part of the hardware image in step# 3. So when the .sof generated in step# 3 you now have a hardware image that contains both the hardware design and software contents pre-initialized in the on-chip RAM. This is only feasible if your software is fairly small since on-chip memory is a limited resource in FPGAs. - Altera_Forum
Honored Contributor
Thanks, BadOmen.
--- Quote Start --- For flash programming that would be the best document to read. It might point you at other documents as well. --- Quote End --- I finished reading thah briefly. --- Quote Start --- This is what I mean about baking the software right into the .sof file: 1) Generate your system in SOPC Builder/Qsys, make sure a large on-chip memory is present and it is configured to be pre-initialized. 2) Create and compile your software, ensure that a .hex file is created for the on-chip memory 3) Compile your hardware design in Quartus The hex file created in# 2 becomes part of the hardware image in step# 3. So when the .sof generated in step# 3 you now have a hardware image that contains both the hardware design and software contents pre-initialized in the on-chip RAM. This is only feasible if your software is fairly small since on-chip memory is a limited resource in FPGAs. --- Quote End --- Although I tried many things, the following errors come out and Flash-Programmer is not completed. *Connected system ID hash not found on target at expeted not found on target at expected base address. *Connected system timestamp not found on target at expected base address. But my Nios II project run as "Run as" mode. I don't know how to solve that errors. Do you know any idea? - Altera_Forum
Honored Contributor
good morning
this happens because the system id peripheral at your sopc builder...... open your sopc builder and look at this peripheral ...... has a system id and time stamp...... i dont like to use this peripheral ......you can only remove this and re-generate sopc and recompile your project and works........ cheers Franz Wagner