Forum Discussion
Altera_Forum
Honored Contributor
14 years agoYes you understood in right. In figure 9-5 you have two .sof configurations in the flash, and the first one will be uploaded to the FPGA on the left, while the second one will be uploaded to all the FPGAs on the right.