Can i compile my design in Synospsys Power complier?

I already had a mature design using quartus,which containing ALTERA's IP,such as NIOS,FIFO and PLL.

How can i using the EDA tools ,like sysnopsys Power Compiler to insert gate clock,and then bring the design back to quartus to finish the rest process before i download it to FPGA.

Thanks a lot.