Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

buildroot to build toolchain on Linux

TO_BE_DONE

107 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Here is my ptf ,and I have test it in the nios IDE,it work ok with the hellowold application.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    originally posted by scut_ak@Apr 26 2006, 12:20 PM

    hi,hippo

    i build the uclinux kernel as your guide.there is noting error occurred.

    when i download the vmlinux(elf) to my board using command "nios2-download -g vmlinux",there are nothing output in my com port?

    what is the matter? i cancel the jtag uart in menuconfig and do noting else.

    my board is a custom board using cyclone ep1c6, the default board type in the menuconfig is stratix ,is this matter?

    waiting for your replay.

    thanks in advance.

    <div align='right'><{post_snapback}> (index.php?act=findpost&pid=14682)

    --- quote end ---

    --- Quote End ---

    you have to select nios serial in kernel config

                Nios serial support 
                  Support for console on Nios UART  

    PLEASE POST YOUR FUTURE QUESTIONS IN UCLINUX FORUM AS A NEW TOPIC.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi,

    I have build hardware for Stratix GX development board without any error, but now I have problem with building uCLinux kernel. When I try to generate system.h

    # generate nios2_system.h from ptf
    make ARCH=nios2nommu CROSS_COMPILE=nios2-linux-uclibc- hwselect SYSPTF=stratixGX.ptf

    it detects that I have 0 bytes ddr_sdram

    --- Please select a device to execute kernel from:
    (1) ddr_sdram
           Class: ddr_sdram_component
           Size: 0 bytes

    SOPC builder system consists of nios2 cpu, ddr sdram controller (Base address 0x00000000, end address 0x07ffffff == 128MB ??), uart, jtag uart, timer, sysid, avalon tri state bridge and dummy cfi flash (not connected to any fpga pin). Can anybody help me?

    Here is my ptf file:

    [attachment=162:attachment]

    Best Regards,

    Maciek
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    dear hippo,

    According to you,I download the builld.zip ,uClinux-dist-20051110,and nios2linux-1.4.zip,

    then execute the ./build

    this is the error information in the terminal :

    tar: buildroot/package/bash/bash31-009: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/package/bash/Config.in: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/package/Config.in: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/package/Makefile.in: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/.defconfig: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/Config.in: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: buildroot/Makefile: Cannot open: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    tar: Error exit delayed from previous errors

    ./build: line 40: cd: /home/fzh2004/buildroot: &#27809;&#26377;&#37027;&#20010;&#25991;&#20214;&#25110;&#30446;&#24405;

    can&#39;t find file to patch at input line 5

    Perhaps you used the wrong -p or --strip option?

    The text leading up to this was:

    --------------------------

    |Index: toolchain/uClibc/uClibc.config

    |===================================================================

    |--- toolchain/uClibc/uClibc.config (revision 14578)

    |+++ toolchain/uClibc/uClibc.config (working copy)

    --------------------------

    File to patch:

    thanks!
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    hi hippo

    I meet a pb ,I used DEII board

    i don&#39;t know how to change link address

    view the rocessor type and features-->

    can&#39;t find the (0x00500000) Link address offset for booting

    plz help me
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    hi hippo,

    I am developing linux applications on CYCLONE_1C12_EVAL Board, following your instructions on website NiosWIKI.

    I want to boot from CTI flash. But the linux didn&#39;t work but after programming. There is one point I am not clear. Please refer to the following scripts on NIOSWIKI, how do you get the address "0xC0000" in " sof2flash --offset=0xC00000 --".

    -------------------------------------------------------------------------------------------

    cd arch/nios2nommu/boot# Creating .flash file for the FPGA configuration

    sof2flash --offset=0xC00000 --input=$SOPC_KIT_NIOS2/examples/verilog/niosII_cycloneII_2c35/standard/standard.sof --output=standard.flash# Programming flash with the FPGA configuration

    nios2-flash-programmer --base=0x00000000 standard.flash

    -----------------------------------------------------------------------------------------------

    And Please help me to check whether the following selects are right or not.

    (I) SOPC. I choose: reset from ext_flash

    (II) The addresses in my nios2-system.h are chosen like these:

    ext_flash: 0x0--0x800000

    epcs: 0x800800---0x801000

    (III) When "make vendor_hwselect SYSPTF=....", the items chosen are chosen ike the following:

    --- Please select which CPU you wish to build the kernel against:

    (1) cpu - Class: altera_nios2 Type: s Version: 5.11

    Selection: 1

    --- Please select a device to upload the kernel to:

    (1) ext_flash

    Class: altera_avalon_cfi_flash

    Selection: 1

    --- Please select a device to execute kernel from:

    (1) ext_ssram

    Class: altera_avalon_cy7c1380_ssram

    (2) epcs_controller

    Class: altera_avalon_epcs_flash_controller

    Size: 2048 bytes

    Selection: 1

    I will appreciate much if you could spare a minute to reply.

    Thank you,

    Elec