Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

buffer for clock signal?

Do Quartus has an buffer for split the clock signal (200MHz)? ----------------------------- clock (200MHz) | | | | | | |...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

Do Quartus has an buffer for split the clock signal (200MHz)?

----------------------------- clock (200MHz)

| | |

| | |

| | |

node1 node2 node3

--- Quote End ---

Hi,

in case your are using a global input, the clock is distributed to all parts the FPGA.

Kind regards

GPK