BIST (Built-in-self-test) and boundary scan for Stratix II?

Does Altera provide BIST for Stratix II FPGA?

If not, is there a way to cover 100% pins in boundary scan, including unconnected pins and power pins?

Thanks,

fan