Beginner questions on HDL component mapping

Component instantiation is just another way of assigning signals in concurrent code. The same rules apply, that are valid for other signal assignments. I guess, CLK is an input port, your example doesn't state this explicitely. Of course, you can drive as much instances from the same signal, as you like to. Typically, system-wide clock and reset drive out to all components in a design.