Forum Discussion

jdun's avatar
jdun
Icon for New Contributor rankNew Contributor
5 years ago

ARRIA 10 driving unpowered I/O pins

In the A10 handbook Chapter Power Management in Intel Arria 10 Devices it has Table 128. I have a few questions about this table. Isn't all I/O Tristated and have an optional 25Kohm pull-up during...
  • jdun's avatar
    jdun
    Icon for New Contributor rankNew Contributor
    5 years ago

    Thank You, I ended up moving many pins to LVDS banks, which can be tied to GND on power up. They also can be tied to VCCIO through a pull-up as long as you stay under 10mA. And the I/O I didn't move I use this part. It is a bidirectional level shifter with an OE. https://www.ti.com/product/TXS0108E I figure I better follow the specs.