Forum Discussion

Contributor

4 years ago

ARRIA 10 – PCIe MultiFunction with Qsys Avalon-MM

hello, We are using A10 in our FPGA design, also we use Qsys AVMM to transmit&receive data between Host PCIe RC and FPGA EP. Now we need the FPGA card to support " PCIe Multifunction " （two fu...

KhaiChein_Y_Intel

Regular Contributor

4 years ago

Hi,

Multifunction in A10 is supported for Avalon-ST Interface with SR-IOV only but not Avalon MM.

To generate the SR-IOV Design Example, you may follow the steps in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_sriov.pdf

(Chapter 2.3 Generating the SR-IOV Design Example)

Thanks

Best regards,

KhaiY

JET60200

Contributor

4 years ago

Hi @KhaiChein_Y_Intel @Khai,

since our current project uses is "AVMM" DMA inetrface, I worry whether we can change to ST DMA mode.

Besides SRIOV IP, isn't there any other options to realize multiFunuction PCIe fucntion ?

Thanks

Forum Discussion

ARRIA 10 – PCIe MultiFunction with Qsys Avalon-MM

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts