Altera_ForumHonored Contributor16 years agoAproblem about processor reset I have a sopc system which has two CPU(CPU0 AND CPU1).And there is a watchdog connect to the cpu0 ,when the timeout pulse is generated by the watchdog ,both of the two CPU is reset.I want to know tha...Show More
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices