Altera_ForumHonored Contributor15 years agoAproblem about processor reset I have a sopc system which has two CPU(CPU0 AND CPU1).And there is a watchdog connect to the cpu0 ,when the timeout pulse is generated by the watchdog ,both of the two CPU is reset.I want to know tha...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts