Forum Discussion
EthanLi
Occasional Contributor
2 years agoHi,
I think if you merge it to the whole design, there will be no compile error even it is not fed to DDR.
Have you tried the merged design ever?
Thanks,
Ethan
- Mikexx2 years ago
Occasional Contributor
Sorry for the long delay and many thanks for the design.
I think the best thing to do here is upload the IOE structure and explain I am trying to adjust the following delays:
D1
D3_0
D3_1
D4
It's not obvious or intuitive how this is accomplished with the io_config_**** signals in the ALTIOBUF primitive.
Are there any examples?