Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Altera 5CGXFC3B7U15C8N delay time of a single cell?

Hello,

I am quite now in the world of the FPGAs. I would like to ask what is the delay time of a single inverter of an Altera 5CGXFC3B7U15C8N FPGA!

I am trying to find some information in the datasheets, but I had no success so far!

Thank you a lot beforehand,

Best regards.

5 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    That information would have relavence, because the routing would have bigger effect than a single ivnerter. Anyway - inverters do not exist in the FPGA - they become part of any LUT

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I want to implement a ring oscillator. I thought I could use a chain of inverters-cells that can be found inside the FPGA. So, what can I use for my implementation, when there are no inverterts inside the FPGA?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    There are luts that can be used for inverters, or any other gates.

    But your ring oscilator is not going to be very reliable on an fpga - it will be highly affected P&R and PVT. You can hand control the placement to get a reasonable level of control, but temperature will just affect the output/
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    There are luts that can be used for inverters, or any other gates.

    But your ring oscilator is not going to be very reliable on an fpga - it will be highly affected P&R and PVT. You can hand control the placement to get a reasonable level of control, but temperature will just affect the output/

    --- Quote End ---

    My purpose is to measure the temperature changes based on this R.O., so, in that case do you suggest using LUTs or Gates?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    The FPGA has no gates. So you have to use the LUTs - and you will have to do hand placement to ensure the routing is the same on every compile.