Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Altera 5CGXFC3B7U15C8N delay time of a single cell?

Hello, I am quite now in the world of the FPGAs. I would like to ask what is the delay time of a single inverter of an Altera 5CGXFC3B7U15C8N FPGA! I am trying to find some information in...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

The FPGA has no gates. So you have to use the LUTs - and you will have to do hand placement to ensure the routing is the same on every compile.