Agilex 5 transceiver output clock

Question

Hello Intel team,We use the transceiver output clock, it CML format.The CML output consists of a differential pair with50Ω collector resistors, as shown in Figure 3Is the Agilex-5 implement this 50Ω collector resistors and what is the VCC voltage?When interfacing with differential CML receiver, do we need external components other than AC couple capacitors?ThanksAsaf

wz2 · Answer

Hi Asaf,Thank you for your question.Yes, the Agilex™ 5 transceiver CML output includes internal 50Ω collector resistors, so no additional external termination resistors are needed. When interfacing with a differential CML receiver, you only need to add AC coupling capacitors.For recommended connection guidelines and further details, please refer to Intel's official Pin Connection Guidelines (PCG): https://www.intel.com/content/www/us/en/docs/programmable/813266/current/pin-connection-guidelines-fpgas-and-socs.htmlBest regards,WZ

Forum Discussion

Agilex 5 transceiver output clock

1 Reply

Recent Discussions

Cyclone 10 LP's Extended Industrial parts

DO-254 Cyclone10LP / CycloneV

Quartus Pro simulation libraries for Riviera Pro

Agilex5 A5EB013BB23BE4S BSDL

Bidirectional differential port on MAX10