Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAES-128 Sbox - Rom Issue
Hello, I am a student and for my final year project am carrying out an investigation into the hardware implementation of AES-128 in an Altera FPGA - using SystemVerilog. In the AES algorit...
Altera_ForumHonored Contributor
Honored ContributorWhy don't you use a single ROM and change states of your state machine after 4 cycles
