Altera_ForumHonored Contributor14 years agoa question about digital clock i've used a schematic file to creat a 24 counter and used a vhdl file to creat a 60 counter.they all simulated sucessfully ,and i've created symbol file for vhdl file.but when i use symbols in a sche...Show More
Altera_ForumHonored Contributor14 years ago --- Quote Start --- have you included the vhdl file in the project? --- Quote End --- no.now i know why i failed.thank you very much.
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on reset