Altera_ForumHonored Contributor14 years agoa question about digital clock i've used a schematic file to creat a 24 counter and used a vhdl file to creat a 60 counter.they all simulated sucessfully ,and i've created symbol file for vhdl file.but when i use symbols in a sche...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information