Altera_ForumHonored Contributor16 years agoA problem with using DCFIFO (lpm_fifo) Hello! In my design I have a 8bit x 4 words dual-clock fifo component (LPM_FIFO+) and I observe a very strange behaviour or the wrfull output signal. Since I have fifo 4 word-deep I expect...Show More
Altera_ForumHonored Contributor16 years agoAre you using a Nios CPU in your design? What connections do you have with your PC?
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.