Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

2's complement consideration

Hello everyone! I have some considerations about the implementation of twos complement in a filter/decimation design. The ADC used in the design is AD7401, which had also been discussed ea...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Yes switch to numeric_std, and use:

- signed signals when information is signed

- unsigned signals when information is unsigned

- std_logic when information is just a bunch of bits.

It makes the code easier to understand.