What is the state of GPIOs of Max10 during bootup? Are they high? How much time is required to boot Max10 from internal UFM/CFM?

Question

My IOs are pulled down in logic. But when I bootup the Max10 I see a pulse on these IOs ? What is the state of output IOs during the bootup? Can I reduce this time? ​

yuanli_s_intel · Answer

Hi Haseeb,The IO is in tri-state mode during configuration.https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf (Page 28)The configuration time cannot be reduced and it is depending on the size of bitstream.Thank You

Forum Discussion

What is the state of GPIOs of Max10 during bootup? Are they high? How much time is required to boot Max10 from internal UFM/CFM?

1 Reply

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)