Register values over Serial Lite III

Question

I have 2 FPGAs connected over a Multi-Gigabit Serial Lite III interface.

In addition to the high data rate communications I need to transfer register values between the FPGAs - with one of them being the Master and the other the Slave. For example. lighting an LED that's connected to the Slave FPGA via a register value that's sent from the Master over Serial Lite III to the Slave.

As an option, I can design my own custom message protocol that's layered on-top of the Serial Lite III and allocates a minor portion of the bandwidth for control functions. But I'd like to avoid that and use something native...

So is there a native Intel IP that does that ?

Something like an "Avalon MM Lite extender" on top of Serial Lite III

ziying_intel · Answer

Hi shaiko,May I know that you use which FPGA in this case?Best regards,Zi Ying

host · Answer

Hi.Arria 10 and Stratix 10

ziying_intel · Answer

Hi Shaiko,You can refer to this Serial Lite III Streaming Intel® FPGA IP. For further information about this IP, you may refer to link below https://www.intel.com/content/www/us/en/docs/programmable/683330/22-4-20-0-0/quick-reference.htmlBest regards,Zi Ying

host · Answer

Hello,This doesn't answer my question - I couldn't find any helpful information in the link.Do you understand what I want to achieve ?

ziying_intel · Answer

Hi Shaiko,Can I understand your question as you want know which native PHY IP that can support for the 2 FPGAs connected over a Multi-Gigabit Serial Lite III interface?Best regards,Zi Ying

Forum Discussion

Register values over Serial Lite III

8 Replies

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector